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The assembly of a Space Shuttle Main Engine (SSME) Thrust
Vector Control (TVC) Actuator model by M&S Computing has
progressed from trade studies to determine the most cost effective
components with which to build the model, through the preparation
of detailed software and hardware specifications, to the actual
construction of the five PC Boards which make up the model. The
contract ends with their successful checkout and operation.
This report outlines these activities and forms a final
synopsis of the effort expended to develop this prototype TVC
actuator model.
Prepared by:
R. W. Baslock
Approved by:
If Ij I
W. F. Ross, Jr.
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1.	 SUMMARY
The contract to construct a prototype Space Shuttle Main
Engine (SSME) Thrust Vector Control (TVC) Actuator analog model
has been successfully completed. The prototype, mounted on five
printed circuit (PC) boards has been delivered to NASA, checked
out and tested using a modular replacement technique on an analog
computer. In all cases, the prototype model performed within the
recording techniques of the analog computer which is well within
the tolerances of the specifications.
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The end product for the 	 SSME	 TVC	 Actuator	 contract	 is	 a
working	 prototype	 constructed	 of	 electronic components such as
operational amplifiers, analog multipliers, dividers and switches.
This end was obtained by first performing a 	 trade	 study	 of	 the
market	 place	 to	 determine	 the most cost effective devices with
which to build the model.	 Next, the math model supplied	 by	 NASA
was reduced to a circuit schematic which included those components
selected	 in	 the	 trade study.	 These circuits were then built on
five PC boards using plated through holes on double sided 	 boards.
In	 parallel	 with	 the	 construction	 of the PC boards, a digital
simulation of the circuitry was generated to give 	 assurance	 that
the	 prototype would have the desired performance characteristics.'
After the prototype was constructed, it was tested	 at	 NASA l.x
by	 incorporating	 portions	 of	 the model into an analog computer
simulation and comparing the results. 	 In all cases, the operation S	 A
of	 the	 prototype	 was	 comparable	 to	 the	 analog	 program	 and
completely satisfactory.:
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3.	 DESCRIPTION
The first effort that was required in performing the TVC
actuator contract was a thorough study of the market place. This
study was necessitated by the rapid advance in recent months in
the technology base of analog operational amplifiers and function
generators. These fourth generation devices have only been
available for a short period of time and offer performance
characteristics vastly superior to devices of two or three years
ago.
In addition to studying the analog circuitry market place,
the trade study also encompassed the field of microprocessors.
Two devices were included in this trade off, the Motorola MC6800
microprocessor and the Texas Instruments TMS-9900 microprocessor
	
i`	 and their families of supporting devices.
Li
The entire trade study report is attached in the appendices
for reference.
	
However, the major conclusions are given in the
	
c	 following paragraphs.
z
The operational amplifiers which were capable of performing
adequately in the TVC model formed a list of seven. These were:
RCA CA 31400 $0.69 per 100
National Semiconductor LF156 7.50 per 100
National Semiconductor LF356 2.18 per 100
Burr Brown 3521 17.80 per 100
Burr Brown 3523 25.00 per 100
Analog Devices	 146	 61.00 per 100
P	 Analog Devices	 AD540	 8.95 per 100
^-	 Of course, the most cost effective were the two that are
least expensive: the CA3140 and the LF356. Based solely on
price, the CA3140 was chosen and has since proven to be a good
selection. The device can be handled almost with impunity with no
}	 deteriation of performance.	 The performance of the operational
amplifier is very adequate in the completed model as predicted in
the original trade study.
i
	
	
The selection of the analog switches was based almost
entirely on price since all that were found performed adequately.
?
	
	 The device: chosen was Analog Device 's AD7512 series costing $5..80
in 100 lot quantities.
he interface devices between the digital microprocessor and
the analog amplifiers, i.e., the digital to analog and analog to
digital converters were chosen to be the Burr Brown DAC 80 and the
ADC 80, respectively. In addition to adequate electrical
performance, these devices were relatively inexpensive,plus their
physical size was among the smallest found. This was attractive
due to the limited packaging area allotted to the interface board
in the model package.
The microprocessor selection was based on sixteen factors.
Each of these criteria were carefully weighed with the final
selection being the MC6800 over the T19900.
NASA and M&S Computing jointly agreed that the packaging of
the TVC Actuator model should be accomplished using the Digital
Equipment Corporation (DEC) back panels and cabinets. The most
desireable approach would be to have one TVC actuator model per
back panel with each back panel capable of holding nine PC boards;
these nine boards being spaced 1/2 inch apart. Since some of the
components necessary for building model were over 1/2 inch thick,
it was decided to use five PC boards in the same back panel which
allows 1 inch spacing between the boards. In keeping with the
desire to have the model modular and interchangaLle with the other
models, the allocation of board slots became the
microprocessor-one slot; an interface board - one slot; the model
power spool - one slot and finally, the model's 4--channel inputs
to the power spool were divided into one PC board each and each PC
board 1/2 slot. Therefore, the final two slots of the back panel
contain four PC boards which constitute the 4 input channels of
!	 the TVC actuator model.i
The next process in the development of the prototype
consisted of two steps; one the designing of the analog circuitry
based on the components selected in the trade study and the analog
math model supplied by NASA, and, the second, the writing of
specifications for the microprocessor hardware and software.
These specifications were based on documents written by NASA which
described the performance requirements of the TVC actuator models
and knowledge of the capabilities of the MC6800 microprocessor
system. These schematics and specifications are included in the
Appendices.
The remainder of the project was used in the process of
designing the microprocessor and interface board schematics (see
the Appendices) and ordering parts, and, building the actuator
model.
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This analysis was two pronged in that several of the actual
circuits of the model were bread boarded using the trade study
selected components and, a digital simulation of the overall
actuator model based on input/output transfer functions was
written. The circuitry that was bread boarded gave confidence
that the individual circuits of the model were inherently stable
and responsive to input stimuli such as would be encountered in
actual practice. Further, time dependent drift and temperature
drift proved not to be factor based on tests of the circuitry.
The digital simulation was based on a continuous -systems
simulation algorithm. The circuitry was described by explicitly
programming equations which mathematically defined every node in
the simulation. Integrators were emulated by a fourth order Runce
Rutta Integration algorithm whose band pass was explicitly defined.
This approach has a distinct advantage over packaged simulation
programs since there is a substantial savings in computer time.
However, it does require a more through understanding of controls,
numerical analysis, and FORTRAN, as well as the electronics of the
circuit.
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4.	 CONCLUSIONS }
The	 requirements of the TVC actuator model program have been :f
i1	 accomplished.	 The	 prototype	 is	 built	 and	 the	 microprocessor
design is complete.
	
In addition to these two accomplishments, M&S
Computing has assisted NASA in the testing of the prototype model.
This	 testing	 has	 been	 accomplished	 by	 a modular substitution
z	 technique into an analog computer at NASA which contained the same
math model of the TVC actuator as 	 was	 built	 by	 M&S	 Computing.
Thus,	 one channel of the computer simulation could be removed and
the prototype PC	 board	 channel	 substituted	 into	 the	 computer
simulation.	 A	 comparison	 of	 computer	 responses	 before
substitution and after substitution gives a graphic example of how t
t	 well the ptototype	 functions.	 In	 performing	 these	 tests,	 no
^..`	 difference
	 could	 be discerned between the computer responses and
the prototype responses.
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1.	 SUMMARY
Two trade studies have been conducted to define the best
performing, most cost effective circuit components for use in the
TVC actuator model. The first study encompassed the
microprocessor that will be used to interface between the analog
!	 model	 and	 the simulation computer. 	 The record analysis
investigated integrated circuit operational_ amps, analog
	 to
digital converters, digital to analog converters, and analog
`	 switches that are to be used to actually construct the model..
The results of the microprocessor trade study is 	 the
t	 selection	 of	 the	 MC6800.
	
This device contains the best
combination of	 individual	 circuit	 modules,	 interface
characteristics, and software requirements.
The integrated circuit study resulted in the selection of the
RCA CA 3140 operational amplifier, the Burr Brown DAC-80 digital
{	 to analog converter, a Burr Brown ADC80 analog to digital
zconverter, and an Analog Devices AD7512 analog switch.
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2.	 INTRODUCTION
The two trade studies contained in this report were conducted
1 to determine what circuit components would provide the best
performance and most cost effective integrated circuits for the
TVC actuator model being designed by the Marshall Space Flight
Center for use in the Marshall Mated Element Simulator, MMES.
This analog model will contain from one hundred to one hundred
fifty operational amplifiers interfaced to and controlled by a
microprocessor. The microprocessor will in turn be interfaced
with a simulation computer. The purpose of the studies was to
choose the best microprocessor, operation amplifier, Digital to
Analog (DAC) and Analog to Digital (ADC) converter and analog
switches for use in the first brassboard prototype of the model.
If these components perform properly in this prototype model, ten
more models will be built to fullfill the requirements of the
MMES. This means that at least 1000 operational amplifiers, 40
^n ADC's and DAC's and 250 analog switches would be required for the
10 models. Before making :his large a committment to a circuit
component, a market survey was in order. This report is the
result of that survey.
The
determine
study approach used was to survey the 	 market	 place
who	 made	 components which met the requirements of
and
the
TVC actuator model..	 These	 components	 specifications	 were then
studied in	 detail.	 Factory	 engineers and representatives were
contacted for reliability data, and firms using the	 devices were
contacted for first hand information on the individual parts. The
results of	 this	 data	 gathering	 is	 given	 in	 the	 following
paragraphs.
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.,	 3.	 DESCRIPTION
3.1 Microprocessor Trade study
The	 MC6800 microprocessor is a bi-direction, bus-oriented,
8-bitf parallel machine with 16 bits of address. The processor is
capable of directly interfacing with eight peripheral devices and
one TTL Load on the same bus at a MHZ one clock rate. The key
features of the MC6800 are:
0	 8-bit parallel processor
r
0	 65K bytes of memory
o	 N-channel. MOS technology
0	 All input and outputs, except the clock, are TTL
compatible
0	 72 basic instructions
o	 Seven addressing anodes
0	 2 microsecond instruction execution
o	 Common 1/0 and memory bus
ant TMS-9900 microprocessor is a
processing unit (CPU) which uses a
technology. The instruction set of the
the capabilities offered by full
memory-to-memory architecture features
resident in memory, which allow faster
response to interrupts and increased programming flexibility. The
,.	 separate bus structure simplifies the system design effort. Texas
Instruments provides a compatible set of MOS and TTL memory and
logic function circuits to be used with a.	 TMS-9900 system.
The system is fully supported by software and a complete
prototyping system. The key features of the TMS-9900 are:
The Texas instrum
single-chip 16-bit central
N-cl-annel silicon-gate MOS
TMS-9900	 includes
minicomputers. The unique
multiple register files,
0
a
a
0
0
0
CO
. 16- Bit Instruction Word
Full Minicomputer Instruction Set Capability including
Multiply and Divide
Up to 65,536 Bytes of Memory
3-MHz Speed
Advanced Memory-to-Memory Architecture
Separate Memory, I/0, and Interrupt Bus Structures
A-7
0	 16 General Registers
0	 16 Prioritized Interrupts
o	 Programmed and Direct Memory Access	 (DMA)	 I/O
Capability
o	 N-Channel Silicon-Gate Technology
3.1.1 Motorola MC6800
o	 Advantages
The MC6800 system is attractive to the system
user because the peripheral parts appear to the
microprocessor as simply memory locations on the
address and data bus.	 This bus architecture
simplifies the interface between memory and
peripheral devices and eliminates the use for
dedicated I/O instructions.
- A versatile peripheral interface adapter (MC
6820) simplifies MC6800 interfacing requirements
with the TVC actuator model and Sigma-Type
Multiplexer Input/Output Processor.
Comprehensive MC6800 supporting parts available
including memory options, and communications
devices.
The MC6800 is TTL compatible on all inputs and
output, except for clock. A single power supply
is required (+5v). The TMS-9900 requires +15V
and +12V. (However, use of EPROM such as the
Intel 2708 in a MC6800 system negates this
advantage, since the 2708 requires +12V and +5V).
Despite only two accumulators and one index
register, Pn efficient instruction	 set	 and
addressing modes make the MC6.800 a program
execution benchmark leader in comparison to other
8-bit, single chip microprocessors. The address
modes are as follows:
1. Immediate
2. Direct
3. Index
4. Extended
5. Implied
A-8
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6. Relative
I
7. Accumulator (ACCX)
i
The MC6800, being the second most popular
microprocessor in a field of approximately 50
commerically available types, attests to its
performance and user satisfaction. The MC6800 is	 }
multi-second-sourced. (The TMS-9900 is not)
i
-	 Familarity with the MC6800 instruction set should
be easily learned by DEC PDP-11 users, since many	
sl
of the instructions (for example, the branch
	 +`'
instructions) were copied from the PDP--11 as
closely as possible with a shorter word-length
machine.	 (However, it does not include the
PDP-11 two-operand,	 source/destination-	 type
instructions)
Software cross assemblers for the MC6800 are
available for PDP• -1:L , Nova, IBM 360, HP 2100, and
Sigma 9 computers.
A non-overlapping two-phase clock in DIP form is
available for the MC6800. (There is no similar
four-phase clock available for the TMS-9900)
Physically, the MC6800 is more than an inch
shorter than the TMS-9900.
Disadvantages
in comparison to the 16-bit TMS-9900, the 8-bit
MC6800 is at a disadvantage in communicating with
the 12-bit resolution, DAC and ADC converters
used on the TVC actuator model interface. This
would impact hardware as well as software to some
degree.
All other things being equal, a 16-bit machine
should be inherently more powerful than its 8-bit
counterpart, particularly in memory addressing
capabilities.
The MC6800 has only two vectored interrupts, one
maskable and one unmaskable. 	 This limitation
would require some software interrupt polling in
most applications.
Cost (not including software development)
-	 MC MC6$00 Microprocessor	 $35.00
each
A-9
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MC 6871A Crystal OSC
	 $15.00
each
-	 Intel 2708 EPROM (unprogrammed)	 $99.00
each
-	 Intel 2102 Static Ram (32EA)	 $160.00
each
MC6820 Peripheral Adapter (2EA)	 $30.00
each
MC6850 Async Communication 	 $15.00
Inf (ACIA)	 each
Miscellaneous parts including 	 $150.00
decoupling capacitors,	 (est.)
resistors, IC's, etc.
MC6800/PDP-11 Cross Assembler	 $1250.00
each (non-
recurring)
TOTAL: Approximately	 $1650.00
o	 Delivery Times
Microprocessor	 and	 supporting	 chips	 are
off-the-shelf.
o	 Design Considerations
-	 Three interfaces are required. (See Figure 3.1).
They are (1) microprocessor to simulator, (2)
microprocessor to a Sigma--type Multiplexer
Input/Output Processor, and (3) microprocessor to
teletype (TTY) (for software development only).
Interfaces 1 and 2 could be accomplished with the
use of peripheral interface adapters (PIA).
Teletype interfacing could be accomplished
through the use of an asynchrous communication
interface and, external from the board, a TTY
interface.
- Programming requirements include, writing a
bootstrap Loader to be resident in EPROM so that
developmental software could be entered into the
target microprocessor via a teletype interface.
Software could be developed in a PDP-11 with a
Motorola PDP-11/MC6800 cross assembler through a
DL-11 interface to a TTY unit (LT 33). After
software development is complete, the E 	 Prom
would be updated to its final configuration.
I
I
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--	 An	 alternative	 software	 development	 approach
would be to use the 6800/Sigma 9 instead	 of	 the
'	 6800/PDPII	 Cross	 Assembler.	 Assuming	 the
6800/Sigma 9 Cross Assembler	 could	 run	 on	 the
simulation	 computer	 (or modified to do so), the
target
	
microprocessor	 software	 development
programs	 could	 be	 loaded	 through	 the	 MIOP k.
interface without the necessity of development of
a special hardware serial interface.
Whichever	 approach	 is	 finally	 adopted,	 a	 significant a
microprocessor software development task can be anticipated. ,^	 F
3.1.2	 Texas Instruments TMS-9900
o	 Advantages
Most	 TMS--990 0	 instructions	 use	 a	 two--address
i	 format,	 specifying	 both	 operand	 source	 and {
destination,	 which	 is	 notably	 efficient	 in
conserving instruction space and reducing program
storage.	 The	 MC6800	 utilizes	 single	 operand
instruction only.
The
	
TMS-9900 provides up to 16 hardware vectored
interrupts.	 The vectored interrupts, along 	 with
the
	 work	 space	 register	 concept	 (all general '.i
purpose registers are	 resident	 in	 programmable
slots	 in	 memory) , permits the microprocessor to
handle high interrupt rates.	 This means that the
TMS-9900 can handle high speed 1/O (which on some
machines would normally	 be	 tied	 down	 by	 high
overhead	 software) without necessarily resorting
to expensive autonomous	 ( DMA-type)	 controller's.
The
	
MC6800
	
has	 limited	 vector	 interrupt
capabilities.
-	 The TMS-9900 employs	 a	 communications	 register
unit	 (CRU)	 which	 is	 a	 general	 purpose, F1
command-driven I/0.	 The novel	 feature	 of	 this_
device is that it can provide up to 4096 directly
addressable	 input	 bits	 and	 4096,	 directly'
addressable output bits	 Both input	 and	 output
bits	 can	 be addressed individually or in fields
of	 from	 1	 to	 16	 bits.	 The	 CRU	 facilates
interfacing	 variac;le word length device as would
be required in prcctss . control applications.
-	 The TMS-9900 has	 hardware	 multiply	 and	 divide
instruction.
-	 The	 TMS-9900	 is	 software	 compatible	 with the
Texas
	 Instrument	 (TI)	 990/4	 and	 990/10 ►
minicomputer.
	
Motorola does not have a family of
A -19 ;,	 .
r
MC6800	 like computers.	 Availability of a 990/10
minicomputer could simplify software to a 	 target
TMS-9900 microprocessor.
o	 Disadvantages
- The TMS-9900 I/O commands are relatively slow due
to	 the	 I/O	 address	 incrementing and shifting.
For a sixteen bit interface, the 	 output	 command
(LDCR)	 has
	
a	 best	 case	 execution	 time of 17
microseconds and the input command (STCR) 	 has	 a
best case execution time o r- 20 microseconds.
- - A	 four phase non-overlapping clock circuit would
. have to be designed.
- The MC6800 can 	 read	 8	 bits	 of	 data	 into	 an
accumulator	 ( with a load accumulator 	 (LDA))	 from
a peripheral device	 and	 store	 it	 into	 memory
(with	 a store accumulator	 ( STA))	 faster than the
TMS--9900 can read 8 bits from	 peripheral	 device
and	 store	 it	 in	 memory	 ( with	 a	 store
communication register 	 (STCR)	 instruction).
o	 Cost (not including software development)
Quantity	 Cost
1. TMS TMS-9900 microprocessor 	 1	 $99.65
2. Intel 2708 EPROM	 2	 $198.00(1K x 16 array)
3. Intel 2102 Static Ram	 32	 $160.00(2K x 16 array)
4. Addressable Latch	 6	 $12.00
74LS259	 (est.)
5. 1 of 8 multiplexer
	
4	 $10.00
74LS251
	
(est.)
6. Miscellaneous parts 	 AR	 $200.00
including decoupling	 (est.)
capacitors.,. resistor,.
IC's;	 etc.
7. Motorola X1091	 $35.00
3MHz XTAL OSC
8. TMS-9900 IBM 3X0. Cross	 *$1250.00
Assembler
F ^^
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TOTAL:	 Approximately	 $3000.00
*	 Non--recurring costs
o	 Delivery Times
i..4
Six	 weeks
	
delivery	 time	 is	 quoted	 on	 the
TMS-9900.
r
o	 Design Considerations
-	 Three interfaces are required.	 (See Figure 3.2) .
They	 are	 (1)	 microprocessor	 to simulator,	 (2)
microprocessor	 to	 sigma-type	 MIOP,	 and	 (3)
microprocessor-	 to	 teletype	 (for	 software
development	 only) .	 Since-	 LSI	 programmable !--
interface adapters do not exist for the TMS-9900,
the	 interface	 design between the microprocessor
and the device would have to.	 be	 built	 up	 from
74XX	 series	 (or	 equivalen-t) MSI and SSI parts.
For data out and control
	 functions,	 the	 device
must
	
latch	 Communications	 Register	 Unit (CRC)
output data as	 the	 1/0	 bit	 address	 is	 being
incremented.	 This can be accomplished by the use
of	 addressable	 latches	 such	 as	 the
	
74LS259:
"bitSince the TMS-9900 is a .;	 <	 picking"	 machine,
control	 functions (such as start conversion) can
be initiated by	 issuing
	
a	 single,	 bit	 without
affecting	 other	 bits	 'in the; status : and control
registers of the device.
Data to the microprocessor can	 be	 channeled	 to
the TMS--9900's CRU by the use of l of.8 tri-state
output	 multiplexers.	 The 7415251 1 of 8 MUX and --,
the	 incrementing	 I`0	 bit	 address	 effectively j
selects	 and then converts . the user parallel. data
to serial data for the CRU input 1ine.,
Device interrupt capability can be implemented by
hard wiring interruptrequest	 to	 a	 couple	 of
74148 encoders i which will `generate the interrupt
request	 and	 provide, inter-rupt.. vector address to. _ r._
the TMS-9900.
To provide	 software	 support,:`	 a	 link	 must	 be
established	 to	 the outside world... 	 One approach
would be to bring the I/O bit address,	 CRT	 out,
CRU	 in,	 CRU clock, an i nterrhpt Line, . and other
signals	 to	 an	 edge	 connector.	 Using	 these
signals,	 an	 external.
	
TTY interface to TMS-990'0
microprocessor could be designed.
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-	 Programming requirements 	 dictate	 the	 need	 for
EPROM	 to	 provide	 for	 a	 bootstrap	 so	 that
developmental software could be entered into	 the
target	 microprocessor	 via	 a	 teletype	 or
equivalent	 interface.	 Software	 could	 be
developed	 in	 a IBM 360/9900 cross assembler and
TMS-9900 simulator. LL k
3.2	 Actuator Model Component Reliability and Cost Stud
3.2.1	 General Comments
The question of	 reliability	 in	 a	 system	 which	 will	 use
approximately	 1500	 active	 devices	 is one which demands serious L
consideration.	 The basic trade-off study question is: 	 Should	 an
initial	 larg.e	 amount	 of	 money	 be	 spent	 on	 high reliability
components or should good grade commercial parts be purchased	 and
the	 additional money needed for the maintenance be spent on an as
required basis?
Since the majority of the 1500 active devices	 in	 the	 model
are	 operational	 amplifiers,	 they	 are analyzed in the following
paragraphs to provide an answer to this question.
Usually	 there	 are	 two	 or	 more	 versions	 of	 the	 same
operational	 amplifier	 available to the designer.	 The difference
in	 the	 versions	 is	 the	 tolerances	 of	 the	 electrical
characteristics	 and	 the width of the temperature range. 	 The two
versions	 being	 considered	 here	 are	 the	 commercial	 grade, c(operating
	
temperature	 range,	 0 degrees C to +70- degrees _C)	 and
the military grade,	 (operating temperature range, -55 degrees C to
+125 degrees C).	 While	 the	 commercial	 version	 meets	 all	 the
electrical	 characteristics	 as specified by the manufacturer, the ti
military version will	 have	 closer	 tolerances.	 Generally,:	 the
military,	version costs four or five times the commercial version.
Due to their excellent quality, the	 commercial.	 versions.	 of
the operational amplifiers being considered in this report. meet or
exceed	 the
	
requirements of the actuator model.	 In addition, the
operating temperatures of the system will be within the commercial
version's range.	 Therefore, it would	 be, very	 satisfactory	 and
most economical to use the commercial version.
The	 devices	 within the military and commercial versions can
be further divided into two categories:	 screened and	 unscreened.
The	 screening	 process	 removes many of the devices that are I
likely to fail iii early operation.	 The reliability	 engineers	 at
an operational amplifier manufacture's facility state that for the d
type	 ofdevices being considered, the mortality rate, within the
first six months of operation, is typically:
E	 a
0:402% per 1.000 hours of operation for screened devices. t^
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0.05% per 1000 hours of operation for unscreened devices..
	
((II'
	 These figures are true for both the military and commercial
versions.
The failures that occur during this period are. due to such.
things as scratched or cracked dies, marginal wining contacts,
imperfect packaging, and other events that are hard to detect
during the manuxacturing process. When these. devices are` tested
at the end of the process they appear good, but after a few hours
of operation at high temperatures and working voltages'- the weak
points fail under stress.
An operational amplifier that is screened undergoes a process
in which it experiences high temperatures and full operating
voltages for many hour ,. in the manufacturers facility, hence most
of 'the weak device z are forced to fail and re-ected before
reaching the user. The unscreened device does not undergo this
screening process, and it may take from a few to manl y hours of
operation by the purchaser before it fails..
	
4.	 A worst case cost analysis can be made to compare the
	
it	 screened and unscreened' devices.	 Assuming that one--thousand
devices will be operated for eight hours each working day fo r six
months (1040 hours) and. the mortality rate is as previously given,
the number of failures expected is
	
a	 Screened: (1000 units) x (1:04.0 hours) x (0.02%/1000 hours)
0.208 failed units..
Unscreened: (1000 units) x (1040 hours) x (0.05%/1000 hours)
0.520 failed units.
Thus, in six months there should be expected. one failure in each
group, with the probability of failure 2.5 times greater in the
unscreened group than in the screened group..
Considering that 1000 units is a relatively small_ sample and
	
j	 to ensure worst case, as is o:ften done when calc:ulating fa lures,,
the number of expected fa.i_lures..will be multiplied by a factor of
five. Therefore, considering a failure. of `three ampl.if ots in the
unscreened group and one in the screened group, the differential
cost between the groups can be calculated
	
C	 The manufacturers screening costs are approximately $30`00.0-0.
Assuming eight hours to find and replace each failure at a cost 'of
$20.00 per hour, the relat ive costs are as follows:
Unscreened.
	
Screened
	
j^	
Screening cost	 $	 0	 $300Q._0:0
11 Replacement cosh _	 3.00	 4:00
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or cost
	 480.00
	 20.00
	
# I
	
$483..00
	 $3024.00
Assuming a cost of $1.00 each for the unscreened device and!`
$4.00 for the screened device.'
Thus, there is a substantial cost to go from a situation of three
expected failures when using unscreened parts to one expected
fail-ur'e after screening-
'Another factor to consider is the downtime each group would
cause. The unscreened group would be down for 24 man hours (2.3%
of the first six months), while the screened group would be down
	
ffor 8 man. hours (0. 3% of the first six months)
it should be emphasized that as the number of operational
hours increase the likelihood of failure decreases. After
approximately 1000 hours the unscreened devices that are still:
functioning are no more likely to fail than those of the screened
l group. This cost analysis represents the worst situation likely
to exist. Also, it is quite possible that a failure can be found
and replaced in much less time than the eight hours used in the
calculations.
Considering the results of this study, it is recommended that
the unscreened commercial operational amplifiers be used.	 --
Now that is has been determined that the most cost effective
approach is to purchase good commercial grade operational
amplifiers, several other subjects should be addressed before the
selection of specific devices is undertaken.
In order to facilitate model maintainability it is
recommended that all integrated circuits be mounted in sockets
with sufficient. test points identified around the sockets. This
approach is particularly important if a multilayer printed circuit
board is used. When components must be unsoldered for
replacement, the integrity of the boards will be jeopardized due
to the difficulty of 'reusing the plated: through holes.
Troubleshooting to detect. failed components is difficult if a
multi-layer board is used. Since the middle layers of the PC board
are- inaccessable, input/output testing o:f suspect components. is
nearly impossible if these points are not given access to the
outside. world. Therefore, it is recommended that specific points
within the circuitry be made available for testing.
3..2.2 Operational Amplifiers
3.2.1.1. ,  Per formanc.e Analysiss
EA detailed study has been conducted to choose the ''best"
operational amplifier for the actuator model implementation. This
A-18
FJ investigation was based on thorough study of data sheets, personalinterviews with distributors and local company field engineers,
and numerous: calls to factory applications- engineers.
The initial results of this investigation quickly indicated
several peculiarities of the operational amplifier field.
3
The first was the very limited data available on the
reliability of operational amplifier's For instance, the official
MSFC qualified parts list, Micro circuits,. High .Reliability,.
Qualified- Circuits List. contains only the record. generation LM1:.08.
and' LM741 operational amplifiers. 	 The Military Standard Parts
List for Flight and Mission Essential Ground' Support Equipment,
Mll-STD- 9:75 also lists these two. devices and: none of the. newer,
higher performance operational amplifiers:.. An inquiry to the RAC,
Reliability Analysis Center, Griffiss. ARE NY indicates' that: the
most recent reliability data on operational: amplifiers in their
.y	files includes the LM1O8, but no later devices..
The operational amplifiers: field is supplied by several
manufacturers with the most dominate being National Semiconduct:er,
y Motorola, RCA, and Burr Brown. Bach. of .these, companies offer a
wide range of devices capable of performing the functions of
operational amplifiers.
The operational amplifiers considered in this trade study
{?	 analysis all have the following characteristics.:
	
o	 Power supply voltages of at least +10.volts
	
a	 Input Bias current less than I micro ampere
	
o	 Input Resistance greater than 1 meg:aohm.
	o	 Gain band width 1 megahertz
	
U
o	 Common mode rejection greater than 70 dB.
 Table 3.1 presents the individual operational amplifiers and
their general usage category.
C
n
iMU-1'CJttUlit,
MC1556 High Performance
MLA' 156 J-PET Input
MLM 108A Precision
,.: RCA
CA3140 MOS/FET Input.
^. National Semiconductor
LF 156 JFET Input
LF	 35.6 JFET Input
e
LM . 10.8A Precis ion
-	 LM ,741 General Purpose
IE Burr Brown
" 3521 Low Drift FET.
352.3 Low Bias Current
' Analog Devis-es
AD540 General Purpose FET
L46J Low Drift FET
AD'301 Nigh Accuracy
Table 3-1
Operational Amplifiers Used for Analysis
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Figure 3.3 shows the more basic	 operational amplifiers
characteristics and how they apply to each of the amplifiers
listed in Table 3.1. The second generation operational
amplifiers, LM741 and MCI356, can be immediately eliminated from
further consideration due to their high values of input bias
currents and low input impedances. Even though the price of the
LM741 is a relatively low $1.45 each, there are other devices in
the list that are more cost effective. The MC1556, at $12.04 each
in 100 quantity lots, is also relatively high priced . and can be
`	 eliminated.
Now that a reasonable list of candidate devices has been
established, additional selection criteria will be defined
followed by discussions of their application to the specific op
amps.
The most critical parameters for the TVC actuator model are
output voltage drift with temperature, power supply variance
rejection, input bias voltage and current, and cost. The areas of
least in ;.-.erect are slew rates, common mode rejection ratios, gain
bandwidth products, and power consumption. This is not to imply
that thew areas can be ignored, rather their significance is
minimal. That is why the first filter process contained several
of these criteria. For instance, all signals within the model are
under 2500 hertz. Therefore, an amplifier need only have a full
power bandwidth of ten times this amount (as a rule of thumb) or
25 kilohertz to be adequate.
The definitions and significance of the critical parameters
are:
o	 Input Offset Voltage and Current
All operational amplifiers register a small temperature
dependent voltage and current, called offset, between
their two input terminals. If these offsets are
relatively constant and small, they can usually be
ignored. However, if due to large temperature
excursions or other circuit design parameters, the
variations of the offsets become a significant portion
of the input signal.	 This error will appear at the
amplifier output.
o	 Power Supply Variance Rejection
This parameter is an indication of how well the output
of an operational amplifier is isolated from the power
supply inputs. All amplifiers considered in this
report have adequate rejection ratios for the short
term, however, if inadequate poorly regulated supplies
are used which tend to drift over a long period of
time, problems could be encountered. For this reason,
well	 regulated,	 good quality power supplies are
recommended.
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rFULL GAIN
POWER COMMON GRID
POWER OUTPUT INPUT FRE- MODE WTDTH^ 
SUPPLY BINS RESIST QUENCY REJECT PRODUCT(VDCMAX)CURRENT
--ANCE (KHZ) -ION (MHZ'
+M C 15 5 6 22 15 N A 106.5? ------- 1	
s
1
MLF356A -18 50PA 1011.5'2_ 5
i
i J
MLM108A }20 2NA 70M-a 1
CA3140 -is '2PA 1012_a .10OD8 4.5
LF156 ±22. 30PA 1012_a 10008 5
LF356 -22 30PA 10	 SZ 100DB 5
LM108A ±18 1.5NA 40X10 l 10ODB
LM741 -22 20ONA 10 SZ. 90DB
3521 ±15 20PA 1011.5?. 10 •90DB 1
3523 }15 0.5P A 10 1' 2.5 10 80DB 1
AD540 15 25PA 10, on 100 8OD8 1
146 -15 15PA 1.011.5? 150 8ODB 5
A0301 -15 30NA 4X106Sn 150 100DB 5
FIGURE 3.3 OPERATIONAL AMPLIFIER BASIC CHARACTERISTICS
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o	 Output Voltage Drift
j	 Drift is the gradually developing change in the input
^.	 offset voltage and current.	 This change in offsets
corresponds, in most operational amplifier
applications, to a change in the null setting of the
circuit and, therefore, appears as part of the signal
at the output of the circuit. One of the factors that
contributes the most to operational amplifier drift is
external temperature variations. 	 This should not be
' too much of a problem for the actuator model. If—the
temperature within the computer room is held to
variations of one or two degrees around ambi?nt as is
expected.
Figure 3.4 compares the individual devices in these important
criteria. Notice that the input bias current column is repeated
from Figure 3.3 for ease of reference. A study of this figure
shows that the AD301 can be eliminated due to its high input noise
voltage; the MLM108A and LM108A have relatively high input bias
currents in relation to the rest of those in the list; and the
MLF356A is not yet released by Motorola, therefore, these three
devices can be removed from consideration..
Any of these remaining operational amplifiers can perform
adequately in the TVC actuator model in that all of their
electrical parameters meet its performed consideration. There is
one remaining consideration, however, that still must be evaluated
and that is cost.
The advantage in buying commercial products was stated
earlier.
The following list gives the cost per hundred for each of the
candidate devices.
	 F
CA 310
	 $ 0.69
LF 156
	 $ 7.50
LF 356	 $ 2.18
3521
	 $17.80
3523
	 $25.00
146
	 $61.00
AD540	 $ 8,95
The two standouts in terms of cost are the RCA CA 3140 and
the National Semiconductor LF356. The availability of these two
parts according to the local technical engineers is 2 weeks for
the LF 356 and off the shelf for the CA 3140.	 Therefore, the
3
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INPUT
VOLTAGE
DRIFT
(MV/°C)
INPUT
CURRENT
DRIFT
(PA/ °C )
POWER
SUPPLY
REJECT
RATIO
INPUT
BIAS
CURRENT
(PA)
INPUT
OFFSET
VOLTAGE
(MV)
INPUT
NOISE
CURRENT
('A/AHZ)
INPUT
NOISE
VOLTAGE
(NV/^HZ )
ETTLING
TIME
S, SEC l
PACKAGE
SIZE
MLF 356A 5 50
MLM 108A 10 96 DB 2000 2 15, TO--99*
CA 3140 10 80 DB 2 5 40 1.4 TO-99*
LF 156 5 17 100 DB 30 3 0.01
e
15 1.5 TAI--99*
LF 356 5 17 100 DB 30 3 0.01 15 1.5 TO -99*
LM 108A 1 0.5 110 DB 1500 1 28 TO--99*
3521 10 - 20 ^` 0.5 0.3 4 TOW-99*
3523 25 0.5 t 1 0*01 5 TO-99*
AD301 5 30 0.5 400 TO--95w
146 t5 ----- 15 0.7 10 1.5"X 1 » 5"
A0540 x'25 25 20 10 -- TO--99*
* TO-99 IS A METAL CAN
DIAMETER AND 0.2" HIGH
z	 P-E-RAT:C^AL`--7^MPLiFTER -CRITi:U-AL F-IMAMET-RS
6.411
i f
0 A-25
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results of this study yields these two operational amplifiers each
capable of adequate operation in the actuator model.
2	 There is one note of caution necessary for the CA 3140 and
that is the fact that it uses MOSFET inputs guarded by bipolar
diodes. In some cases, due to the extremely high input impedance,
{	 static electricity can cause circuit damage in spite of the guard
i.^
	
	
diodes.	 The LM 356 has almost the same input resistance, but it
is obtained by using JFET input devices which are not as
susceptable to static electricity. It is felt that this one
precaution does not decrease the desireability of the CA 3140 for
use in the actuator model.
A search for reliabi-.ity information on the two devices
disclosed that the CA 3140 has passed a series of manufacturer
reliability tests while the LF 356 has not yet been evaluated.
The test for the CA 3140 subjected 20 devices operating as
amplifiers with +15 volt power supplies to 125 degrees C
temperatures for 2000 hours. There were no failures during this
test.
3.2.3 Analog Switches
There were three different sets of analog switches considered
for the actuator model as shown in Figure 3.5. Since a total of
27 or more of these switches will be required to switch test
voltages, ADC and DAC converters and monitor points in and out of
the model, the switches should be carefully considered. Again,
like the operational amplifiers, two families of technologies
exist for the switches. These are the C°MOS and JFET. The C--MOS
devices require special handling due to their high input
impedances and possible susceptability to static electricity.
They have the advantages of higher--off resistances than the JFETS.
The Analog Devices AD 7512 does have zener diode protected inputs
and outputs which reduces their susceptibility to static charges
while the AH0019C does not have this protection.
There is no reliability data on these relatively new devices.
However, since they use the same technology, their failure rates
should be comparable to those given for the operational
amplifiers, i.e. a 0.05% infant mortality rate for the first 6
months and then no failures attributable to the device itself
thereafter.
3.2.4 Digital to Analog Converters
The choice of manufacturers for the DAC can be quickly
narrowed to two, Burr Brown, Inc, and Analog Devices, Inc., based
on the requirements of small size, 12 bit, I/O volt operation, and.
military grade quality.
The Burr Brown Company makes three devices which meet these
requirements. These are the DAC80, DAC85C, and the DACl2QZ. The
Analog Devices Company makes three devices which also meet these
ANALOG
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--ANCE
^- ING
TIME CASE
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pN = ,4 14 LEAD
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OFF
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criteria: DAC1118, AD 562, and DACl2QZ. Note that both companies
make the DACl2QZ, which is somewhat of an industry wide standard.
Figure 3.6 presents the specifications for these DAC's.
Notice that the AD 562 has an output current rather than a
voltage. This particular device requires an external operational
amplifier to convert the output current to voltage levels. if the
specifications of this operational amplifier were included in
Figure 3.6, the specifications of the DAC would be in line with
the rest of the list, plus, the price would be that much higher.
It should benoted that the prices listed in Figure 3.6 are
for good, commercial grade DAC's, not military grade as outlined in
the scope of work. Since the operational amplifier that will be
used in the actuator model will not be military versions, the
DAC's need not be either. The only difference between the
commercial, grade and military grade devices is their allowable
temperature excursions. The commercial temperature range being 0
degrees C to 70 degrees C and the militar y --25 degrees C to +85
degrees C. Since these devices will be operating in a controlled
environment, the wider temperature range is excessive. The
military trade device costs about one--half again the cost of the
commercial grade.
The DAC's can be purchased from the manufacturer after they
have been screened to military standards. But like the
operational amplifiers, the failure rates would not warrant the
very high costs of devices so tested.
3.2.5 Analog to Digital Converters
The ADC market place is similar to that of the DAC's; there
are few manufacturers making 12 bit, + 10 volt, military grade
DAC's. Even by ignoring the military temperature range as was
done for the DAC's, the field quickly narrows down to the Burr
Brown model ADC 85 and ADC 80 and the Analog Device AD7550 and
ADC-12QZ. The specifications for these devices is given in Figure
3.7.
The AD7550, while inexpensive and small in size, uses a "quad
rj! slope" techni que for converting the analog signal to digital data.
As can be seen, this process takes a relatively long time to
complete, 40msec, compared to the higher priced units that use the
more common "successive approximation" approach.
SETTLING
LINE— OUTPUT TIME TO TEMPERA
POWER, CASEARITY VOLTAGE 0.01% OF --TURF
ERROR (V1 FULL COEFFI
REQUIRE. SIZE PRICE
SCALE
.—CIENT(MSEC)
BURR BROWN
tO.012''/. `-10 3 t30PPM/°C +15:V@25MA— 0.8"X1.4" .$18.5.0/100
+5V@20MA X0.25"^
DAC80
x'0.012'/. ±10 3 ±20PPM/°C +15V@25MA 0.8"X 1.4:" $56. 0.0/ 100
+5VL^2®MA X0.25"
DAC85C r
+15V@25MAx'0.012% x'10 3 . ±30PPM /°C — 2 "X2 "X. 4" $39.00/100
+5V@20MA
DACl2QZ
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$:471100.'
DACl2QZ 30MA.35MA
, 
+5
.
v^ 15V5V
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FREQUENCY
ADC 80 +10 10K -+0.012 ±15
21 MSEC +15V@ 20MA
-15V@ 20MA
+5V@ 70MA
1.75"X1.2"
X0.25"
1--25 UNITS
$77.50500KHZ
ADC85 +10 10	
8
±0.012 +12 10 MSEC
+15V@  45MA
-15Ve 35MA
+5V2120MA
1.75"X1.2"
XO.25"
10-24 UNITS
$199.001.35MHZ
AD7550 +10
b10 -+0.012 +I 40 MSEC
+15V@0.6MA
- 15V@0.3MA
40	 PI14
DIP 1 -50 UNITS
1.0 HHZ +5V@0.06MA 2"X0.5" $35.00
ADC-1202 + 10
9
10 +0.0125 ± 30 40 MSEC
+15V@ 20MA
-15V@ 30MA
+5V@ 210MA
2"X4"
X0.4"
1-10 UNITS
$149.00
FIGURE 3.7 ANALOG TO DIGITAL CONVERTER PARAMETERS
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4.	 CONCLUSIONS AND RECOMMENDATIONS
4.1 Microprocessors
o	 The decision of which microprocessor to use for the
Actuator model is based on careful consideration of the
following factors:
1. Ease of interfacing
2. Interrupt handling capability
3. Instruction set power
4. Peripheral support devices availability
5. Hardware'and software development AIDS.
6. Hardware development time
7. Software development time
8. Hardware costs
9. Delivery time of parts
10. Throughput requirements
11. Unique design requirements
12. value	 of development expertise for possible
future applications
13. In-house computer cross assembler or directly
compatability software for target microprocessor
14. Second source availability of microprocessor and
peripheral devices.
15. Instruction execution times
16. User acceptance (reliability)
o Preliminary designs for both the MC6800 and the
TMS-9900 have been made to determine which device is
most suitable for use in the Actuator model based on
the above criteria. It is recommended that the MC6800
be chosen for the model as a result of this design
effort.
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4.2	 Actuator Model Functional Components
4.2.1	 General Comments
i
1
As	 was	 shown
	
in	 Section	 3,	 it	 is not cost effective to {
purchase	 either
	
military	 grade
	 components	 nor	 manufacturer
screened	 commercial	 grade devices.	 The small number of failures
expected over the first 	 six
	
month	 period
	
do	 not	 warrent	 the
additio:•.al cost of the high reliability military grade parts.
The one area where a cost savings can be generated is the use •w^
of	 sockets	 for	 the
	
integrated	 circuits.	 The prototype board
should definitely use sockets and after experience
	 is	 gained	 in
component	 failure occurrance and location, a decision be made for
the use of rockets in the follow-on actuator model. boards.
The configurations in which the operational 	 amplifiers	 will t
be	 used	 in	 the	 actuator	 model	 are	 standard	 analog computer
circuits such as integrators, summers, invertors, 	 limiters,	 etc.
As	 previously	 stated, any of the operational amplifiers in Table,.
3.2	 will perform adequately in these circuits, although some	 are
E	 more
	 cost	 effective	 than	 others.	 There	 are
	
two	 circuits r^
configurations where these amplifiers should not be
	
used.
	 These 4
are
	 the	 two	 output integrators of the model which supply gimbal
t	 rates and position.	 For	 these	 two	 applications,	 it	 will	 be
necessary	 to	 preset their outputs to desired values, and to hold R
their output at some point in time.
	
Therefore, it is	 recommended •-	 ;
that	 two	 analog	 function	 integrators	 be	 purchased	 from	 the s
i	 Develcor Corporation, Denver, Colorado.	 These devices have 	 three T
inputs in addition to the normal analog input.	 These are: 13	 ;
o	 INC	 -	 This	 input	 voltage	 sets	 the
	
output • o£	 the
integrator to any given value.	 That is, it biases	 the
output to a given DC level from which the normal output
signal may deviate. .f	 k
o	 Reset	 -	 This input signal removes the input signal to
the integrator and sets the output
	 voltage	 either	 to
zero	 volts	 if	 the IC input is zero, or to the preset tt'
voltage established by the	 IC if IC is non- zero. i
o	 Hold ---Clamps the integrator output voltage at whatever i
value voltage was present	 when	 the	 Hold	 signal
	
was
issued.
The cost of these integrators is $135.00 each.
4.2.2	 Operational Amplifiers
t	 There	 are
	
two	 operational
	
amplifiers
	 whose
	
electrical
parameters, availabilities, and costs make them attractive for the }
actuator model circuitry. 	 These are the RCA CA 3140 at $0.69 	 per ^^
hundred	 and
	
the	 National	 Semiconductor	 LF	 356	 at	 $2.18 per
hundred.
	
The rest of the amplifiers 	 considered	 in	 this	 study,
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while having suitable electrical parameters, are expensive and not
cost effective.
The choice between these two devices based on their
specification sheets is a draw. The CA 3140 has two times the
drift and 2.5 times the input noise voltage as the LF 356. The LF
f	 356, however, has 15 times the input bias current as the CA 3140.
^J
	
	
As previously noted, some precautions must be used when handling
the CA 3140 due to its MOS input devices. However, the more
rugged LF 356 costs three times as much as the CA 3140. This
means that two CA 3140's could be mishandled and destroyed before
inserting it in the PC board for every one LF 356 installed and
the costs would be the same. Therefore, it is recommended that a
suitable sample of each operational amplifier be purchased and
inserted in a breadboard circuit of an integrator or summer and an
electrical evaluation be conducted to see if either one has 'a
clear superiority. This task is made particularly simple by each
 having the same connector pin configuration so one can be removed
from a circuit socket and the other inserted. if again there is
no clear winner in this evaluation, the cheaper CA 3140 should be
used throughout the actuator model program.
4.2.3 Analog Switches
The selection of which analog switch to choose for the
actuator model is relatively easy. Here price is the deciding
factor with the Analog Devices Corporation, AD 7512 C-MOS switch
being the most inexpensive at $5.80 each per 100 units, having a
moderate 70 ohms of resistance and a gigaohm off resistance.
4.2.4 Digital to Analog Converters
The DAC that is the most cost effective is the Burr Brown,
DAC80.	 This device has electrical characteristics comparable to
the others that were considered, and contains all 	 voltage
references and output amplifiers. 	 The physical size is also
^ t	smaller than the others at 0.08" x 1.4" x 0.25". 	 When these{ characteristics are considered along with its costs, it becomes
the recommended choice.
4.2.5 Analog to Digital Converters
In comparison to the rest of the integrated circuits
contained in the actuator model, the ADC converters are the most
expensive. The one which is relatively inexpensive, the AD 7550
at $35.00, uses a process to convert analog to digital data, that
requires 40 milliseconds. Therefore it was not considered. One
of the goals during during the design of the actuator model is to
keep the number of ADC's and DAC's to a minimum due to their high
costs and large physical size. Therefore, some of the out puts of
_i the model will be multiplexed through these devices. A conversion
time of 40 msec does not allow a rapid enough cycle time for the
actuator model and large errors could result.
A-33
Thus, the recommended choice for the ADC is the Burr Brown
ADC 80 at $77.50 with conversion times of 21 microseconds.
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i'	 This specification describes the software design requirements
	 `t
for the TVC Actuator Microprocessor which will be used to
	
initialize, mr.nitor, and test the TVC actuator model while it	 }
performs in the M,SFC Mated Elements Simulator.
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t	 MSFC-20AS2000
76-0055
MMES Requirements Definition
TVC Actuator Model Microprocessor
Hardware Specification
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3.	 REQUIREMENTS
3.1 General Description
For compatibility with Motorola's resident M6800 monitor
MIKBUG/MINIBUG, and thus retain the ability to control the
' microprocessor with either a terminal or a host computer (Sigma),
the software for the TVC actuator microprocessor will be based on
the MIKBUG/MINIBUG utility command structure. An extended version
of MIKBUG/MINIBUG CALLED MUDBUG acquired from Arizona State
University will be used for this purpose. 	 The modified version
will be called M&SBUG.
The TVC actuator microprocessor control software will be
designed to be executable under the direction of a high level
interpreter. This interpreter will accept a variety of commands
from the host computer or from a prestored list in microprocessor
` memory. The host will be able to load interpreter directive
sequences into microprocessor memory, to request their execution,
or transmit individual directives to the microprocessor at the
time they are to be executed.
j. 3.2 M&SBUG
3.2.1 System Configuration
M&SBUG will reside in the 1K EPROM from addressed $0000
through $C3FF and will use 128 words of RAM for variable storage.
The utility commands in M&SBUG are single ASCII letters followed
by zero to four hex parameters (sent as two ASCII characters per
hex byte). The parameters are called PARM1 PARM2, PARM3, and
}}
	
PARM4.
I '	 3. 2.. 2 MUDBUG Commands
rigure 3.1 lists the MUDBUG utility commands which will be
supported. Hex numbers must be terminated with a period, comma,
asterisk, or slash. A slash terminator aborts the command.
Commands with no parameters require a carriage return terminator.
3.3 Interpreter
3.3.1 Purpose
The interpreter approach to performing the TVC Actuator
project is intended to avoid including D/A and A/D settings in the
microprocessor object code, since this would require reassembly to
change the settings. Rather a high level list of directives will
be interpreted by the microprocessor software at execution time.
B-7
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M &S BUG COMMANDS
Number of
Command	 Parameters	 Description
A	 0 Display the current A register and accept
a new value.
B	 0 Display the current B register and accept
a new value.
C	 1 Display the current contents of location
PARM1 and accept a new value. If the new
value is terminated with a comma, display
the contents of PARM1+1; if an asterisk
terminator, display the contents of PARM1-1.
Return to M&S BUG after a period or slash
terminator.
E	 1 Execute interpreter sequence number PARM1
from the resident Master Interpreter Table
(MIT).
G	 1 Load the registers from the pseudo registers
and go to location PARM1.
H	 0 Halt return.	 Load the registers from the
pseudo registers and go to tie location
following the one from. which the last halt
(SWI) was executed.
Figure 3. 1
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M&S BUG COMMANDS
(Continued)
E	 il
Number of
Parameters Description
3 Initialize locations PARM1 thru PARM2
with the value PARM3.
0 Job command (JOBT or JOBN) to confirm
reset.
0 Display the current condition codes and
accept a new value.
0 Load the M6800 object tape into memory
(checksum).
2 Memory dump locations PARMI thru PARM2,
2 Trace from locations PARMI to PARM2.
When PARM2 is reached, print registers
and return to M &S BUG.
1 Execute interpreter sequence that follows,
PARM1 = byte count.
0 Display the current XR and accept a new
value for the XR.
2 Enter following interpreter sequence number
PARMI into Master Interpreter Table (MIT).
PARM2 = byte count.
0 Zero the AR, BR, and XR.
Figure 3. 1
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3.3.2 Interpreter Description
The interpreter will accept directions from within the
microprocessor memory or from the host computer across the serial
lines. M&SBUG utility commands are provided to allow the host to
load directive sequences into microprocessor memory (Y), to call
for execution or resident sequences (E), or for execution of
directives as they are received by the microprocessor from the
host (U) .
The interpreter will be a table driven module. Each sequence
to be resident in microprocessor memory will have an entry in the
Master Interpreter Table (MIT). 	 Entries can be made at object
code load time (i.e., assembled along	 with	 the	 resident
interpreter module) or under M&SBUG utility directive Y.
Each entry in the MIT is an address which points to an
associated Control Interpreter List (CIL) and each entry has a
sequence number which is its relative location in the table (i.e.,
the first MIT entry represents sequence number 1, etc.).
Therefore the sequence number can be used by the interpreter as an
index to the correct MIT entry, thus avoiding a memory search to
find the address of the associated CIL entry.
The CIL contains a list of directive addresses for each
sequence. Each entry points to a variable length directive in a
given sequence. When a jump directive is encountered by.the
interpreter, the CIL will be used to locate the destination
directive. The jump will specify the directive number and the
interpreter will use this number as an index into the CIL, and
thus acquire the address of the directive directly.
Interpreter sequences which are not resident in the
microprocessor but are sent by the host using the U command will
not have MIT entries. These sequences will not be saved by the
microprocessor but must be sent dynamically by the host at the
time of execution.
Figure 3.2 lists the interpreter directives which will by
used. Each directive has a code which will be used by the
interpreter as an index into a list of subroutine address to
process the respective directive.
3.3 Host Communications
3.3.1 General
All communications between the microprocessor and 	 host
(terminal) will be via the ACIA serial link using seven bit ASCII
characters with even parity and one stop  bit (i.e., R5232).	 All
M&SBUG utility commands sent by the host (terminal) will be echoed
B-10
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CODE PARM1 PARMZ PARM3	 Description
00 Initialize interpreter
01 XXXx Set MDO register with hex value XXXX
02 S DDD Set- D/A register S with value DDD
03 TT LL Read test point TT of A/Dl into
location LL (relative) & LL+1
04 TT LL Read test point TT of A/D2 into
location LL (relative) & LL+I
05 LL Read TVSDIS (upper 4 bits of ZPB)
into LL
Ob XX Load counter with value XX
07 Increment counter
08 Decrement counter
09 NN Uaconditional•jump to directive number
NN in this sequence
0A NN XX Jump to directive NN in this sequence if
counter . EQ. value XX
OB NN XXXX LL	 Jump to directive NN if the value in
location LL and LL+. I . EQ. XXXX
00 NN XXXX LL	 Jump to directive NN if the value in
]^- n4-,.-- T 	 _ !m - A T_T_i	 I	 T.rr	 YYYY
INTERPRETER DIRECTIVES	 I i
(Continued)
CODE PARM1	 PARMZ	 PARM3 Description
OD NN	 XXXX	 LL Sump to directive NN if the value in 	 ti
location LL and LL+. 1 . GT. XXXX
OE XXXX Delay XXXX miliseconds.
OF LL Send contents of LL and LL+1 to host	 j
10 LL	 MM Send contents of LL thru MM+1 to host
11 Send start sequence message to host
12 Send complete sequence r .-s ^,age to L
host
13 EE Send error message to host (EE = error 9
s
code)
Note: Each character in the directives shown represents one 4 bit hex digit. j^
1
Figure 3.2
(Continued)
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'1 back	 to	 the	 sender	 who	 is responsible	 for verification and
retransmission when necessary. All object code to be loaded into
microprocessors memory using the L command must be in M6800 object
:•, tape	 format	 including	 checksum (see Figure 3.3). The SCIA will
always be enable for interrupt on input so that the host	 may get
its	 attention	 at	 any	 time. it	 will	 be connected	 to the
non-maskable interrupt line on the M6800.
L 3.3.2	 M6800 Reset
When the M6800 reset occurs (power on or switch), the M&SBUG
monitor is initialized. It will send a carriage return (CR), line
feed (LF), escape (ESC, and esclamation mark (!) to the host
	
^j	 (terminal).
	
The microprocessor will ignore	 all	 subsequent
messages until a JOBH (host) or JOBT (Terminal) is received from
the sender to	 confirm	 recognition	 of	 the	 reset.	 The
microprocessor will respond with a CR, LF, $ to indicate
acceptance. it is the sender's responsibility to timeout and send
this command followed by a reload of the interpreter commands
cannot be insured since the interpreter resides in RAM which would
have been erased by power on reset.
3.3.3 Message Formats
M&SBUG utility commands formats will be retained with some
extensions. Each single character command will be echoed back to
the	 host	 (terminal.	 The parameters will be separated or
	
L:	 terminated with a period, comma, asterisk, or slash, where slash
will abort the command. Each character will be echoed back to the
1 host (sender). Completion of the command will be followed by a
CR-LF-* to the host (terminal). If an error occurs, a backslash
(\) followed by one character error code will be sent and then a
CR-LF-*.
The interpreter sequence which is sent by the host (terminal)
	
_ r	following the Y command will include a two character ones complete
checksum (similar to Figure 3,3) .
	Messages sent to the host (terminal) in	 response	 to
' interpreter directives will be of the format shown in Figure 3.4.
Refer to Figure 3.2 for the codes. Each byte will be encoded as
two ASCII characters (similar to Figure 3,3).
I
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r	•
Leader (Nulls)
39	 9!:N. Checksumn
	
45
Figure 3.3
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TAPE FORMAT
i	 I	 .
i
f i
•	 A	 ' _ I __. (CR)	 Formatting for printer!go
[LF)	 readability; ignored4AFrame (NULL)
	
by leader4]0
1 S = Start-of-record53
' CC2 CC = Type of Record
3 Byte Count (two frames —	 j_
4 one byte)
5	 fl r
6	 c Address/Size
- 
9.
.	 .
n	 V Data10	 n	 a
X	 t)
m
- -	 -	 ' •	 Checksum
N
i
Frames 3 through N are hexadecimal digits (in 7-bit ASCII) which are converted
to BCD. Two 8CD digits are combined to make one 8-bit byte.
The checksum is the one's complement of the summation of 8-bit bytes.
CC =
 30 CC = 31 CC - 39
Header Data End-of-File _.....
Frame. Record Record Record
1. Start-of-Record_ • 53 S 53 S 53 S
2. Type of Record 30 0 31 1 39 9r
4. Byte Count 32 12 36 16 33 03
S. 30 31 30
6. Address /Size 30 31 13041 30 4000
7. 30 0000 30 3e
8. 30 30 30
9. Data 34 48-14
39 98 46 FC
10. 38 38 43
• 34 30 (Checksum)
• 34 44 D 32 32
35
y
52-R
• 32 4148 AB (Checksum)
1
i
a
SEQ. NUMBER
CODE
BYTE COUNT
DATA
(OPTIONAL)
CHECKSUM
k
E
f
E ^^
y
h
4
E
p	
Y
r ^_
4.	 OPERATION
4.1 Philosophy
The TVC actuator microprocessor software will be designed
such that the host is always in a position to exercise control
over the microprocessors. The microprocessors will always act as
slaves and will never be in a state where the host cannot get
their attention. This approach will facilitate software recovery
without the need for microprocessor manual reset.
4.2 Method
All M&SBUG and interpreter directives will originate in the
host.	 The microprocessor will not generate unsolicited responses
to the host except at power--on restart. The link between the
microprocessor and the host will generate a non-maskable interrupt
in the microprocessor whenever a character is sent by the host.
This provides the mechanism whereby the host may restart the
microprocessor at any time (i.e., JOB command).
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5.	 HOST REQUIREMENTS
This section isolates the requirements placed upon the host
computer to control the TVC microprocessors. The normal
microprocessor operation requires three procedures by the host:
initialize, load object, and load sequence.
	
Special procedures
are required when abnormal o peration occurs.
5.1 Normal Operation
5.1.1 Initialize
When the microprocessor is first powered up, it will send
four characters to the host: CR-LF-ESC-1 The host must send four
specific characters in response. The microprocessor will accept
no others until it receives the characters JOBE (JOBT for
terminal). Each character will be echoed (as will all subsequent
utility commands) so that the host can verify them. If any
character is incorrect, the microprocessor will start over looking
for the first characters again (J). When the microprocessor has
received the JOBE, it will send three characters to indicate AD
(CR--LF--$) plus three characters to indicate it is ready to receive
another utility command (CR-LF-*). These last three characters
will always indicate that the microprocessor is back at the top of
its monitor loop waiting for another utility command (see Figure
3.1) .
5.1.2 Load Object
After successful initialization (JOBE), the host must load
the object code of the interpreter into the microprocessor memory
before it will accept any interpreter directives. The L utility
command should be used for this purpose.
The host should send the character L, which will be echoed.
This should be followed by the M6800 object code in the format
shown in Figure 3.3. This is the format generated by the M6800
cross assembler. If the microprocessor takes the entire object
without error, it will send three characters to the host
(CR--LF-*). Error handling is described in Section 5.2.
5.1.3 Load Sequences
Next, the host must load the interpreter sequences into the
microprocessor memory before the microprocessor can be used with
the TVC actuator to change status or enter faults as described in
Reference 76-0055. The Y utility should be used for this purpose.
The host should send the character Y, which will be echoed.
This should be followed by the directives which make up the
sequence (see Figure 3.2). If the microprocessor takes the entire
sequence without error, it will send these characters to the host
(CR-LF-*). The host should then repeat this procedure for each
sequence which must be loaded into the microprocessor memory.
(Note: all sequences could be back to back on a single file and
sent together at one time).
The microprocessor is now able to receive interpreter utility
commands to execute sequences (E command in Figure 3.1).
5.2 Abnormal Operation
5.2.1 Error Messages
If at any time the microprocessor detects an error condition,
it will sent two characters. The first character will always be a
backslash (\). The second will indicate the error (see Figure
5.1). Three characters will then usually follow, indicating that
the microprocessor is back at the top of its monitor loop
(CR-LF-*), ready to accept another command.
5.2.2 JOB Command
If a power reset occurs at any time, the microprocessor will
send CR-LF-ESC-d to the host. The host must then send JOBH as
described in Section 5.1.1.
The JOBH may also be sent by the host to 
'
reinitialize the
microprocessor. In fact, this is the only command that will be
accepted by the host if it is processing a directive (i.e., --
possibly hung in a loop) .
5.2.3 Interpreter initialization
An interpreter directive (code 0) is supplied (see Figure
3.2) to reinitialize the interpreter tables. A reload of
sequences is then required.
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APPENDIX C
1.	 SCOPE
This specification describes the hardware design requirements
for the TVC Actuator microprocessor which will be used to
initialize, monitor, and test the TVC Actuator model while it
performs in the MSFC Mated Elements Simulator. This digital
microprocessor shall interface with the analog model through
digital to analog converters (DAC) and analog to digital
converters (ADC) and will be controlled by stored programs in the
MES simulation computer.
4
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2. APPLICABLE DC
The following
presented herein to
MSFC--30A82000
JSC-10658
MSFC-30AS2001
)CUMENTS
documents are applicable to the information
the extent specified.
MMES Requirements Definition Document
SAIL/MMES Requirement Document
MMES Preliminary Design Document
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3.	 REQUIREMENTS
3.1 General. Requirements
The purpose of the TVC Actuator Simulators is to represent
the TVC actuator hardware in the Shuttle Avionics integration
Laboratory (SAIL). These simulators will represent four SRB TVC
actuators and six mainstage propulsion system SSME TVC Actuators.
The models will consist of analog operational amplifier and
microprocessor circuitry mounted on printed circuit boards and
will perform the simulation of the SSME and SRB actuators as
commanded by the host Sigma computer through the resident
microprocessor computers.
The microprocessor driven analog circ ;.try used for each
actuator shall provide the capability of redundant input charmed
j monitoring, and providing actuator positions and feedback to the
Orbiter 'TVC drivers. The actuator bypass feature in each of the
four redundant input channels shall be included and used to "vote
out" a failed channel based on monitoring of simulated servo valve
secondary hydraulic pressure. The actuator simulators shall also
provide SSME gimbal positions, rates, and accelerations to the
i	 SAIL.
An interface will be provided between the analog circuitry
and the digital microprocessor which will consist of analog to
digital converters, digital to analog converters, and necessary
solid state switches. These drives shall all be controlled by the
microprocessor.
3.2 Interfaces
3.2.1 Digital to Analog
The Digital to Analog interface shall employ eight 12-bit
resolution Burr Brown Model digital to analog converters (DAC)
80-CBI-V digital to analog converters. The output shall be
bipolar (+10V) and provide both gain and offset adjustments on
each device.
The Burr Brown DAC 80 shall accept externally-latched data
from the microprocessor/DAC interface in complementary offset
binary format. This format shall be as follows:
000000000000	 + Full Scale
011111111111
	
Zero
100000000000	 -1 LSB
r ---------------i
I	 TVC ACTUATOR SIMULATORI	 I
I	 I
I	 I
L	 A
-r	 y	 ^J - -CONTROL PANEL
SIGMA	
I If SERIAb
I INTERFACE I I I
OR
DEVELOP-
MENT DATA CONTROL ADDRESS
I INTERFACE I I SNITCHES 1SWITCHES1 SNITCHES	 I
--^L
t
	JL
--
+	 ,
-- --
RS232C CONTROL
C !^
1 ^Cori
rD
w
TVC ACTUATOR SIMULATOR MICRO PROCESSOR
FUNCTIONAL BLOCK DIAGRAM
r
f;`
I r-
MDC:
A/D 1 °P'.
A./D 1TP
i	
1111.11111111	 -Full. Scale
The outputs of the DDC's shall be distributed to the model
I	 via the model interface for simulation and shall be switched to an
is	 analog to digital converter (ADC) test point for self-test.
3. 2. 2 Analog to Digital
The Analog to Digital interface shall employ two Burr Brown
model ADC 80 AG-12, 12-bit successive approximation ADC's. These
ADC's perform conversion in 25 microseconds.
Through the use of two MPC 16 analog multiplexers, up to 16
test points shall be provided to each ADC. Conversions shall
occur concurrently on the two converters, but the digital data is
read separately under the microprocessor control through the use
of tri-state buffers.
Conversion shall be initiated by the 2CA2 signal from the
r	 microprocessor/ADC interface. After a 10-microsecond delay to
I	 allow the multiplexer to settle, a start convert command shall be
provided to the Burr Brown ADC 80.
	 When the converter is
z	 converting, the status signal from the Burr Brown ADC 80 goes high
and shall be used to make sample and hold amplifier to go into the
hold state.	 After approximately 25 microseconds, the status
signal from the ADC shall go low, indicating the end of the
conversion.	 This event shall generate an interrupt request to
notify the microprocessor that the new data may be read.
3.2.3 Microprocessor to Model Model Discrete Output, ADC, and DAC
Interfaces
The microprocessor to model test point, ADC, and
	
DAC
interfaces shall be accomplished through the use of two
programmable interface adapters (PTA's) (see Figure 3.1). One of
these PTA's shall be shared by the model discrete output (MDO) and
the DAC interfaces (see Figure 3.2), while the second shall be
dedicated to the ADC converter (see Figure 3.3) .
The DAC output value and DAC address shall be set up by first
loading the PIA peripheral data registers (PAO--PA7 and PBO-PB7)
with the DAC values and the selected DAC, and then strobing this
data with the CB2 signal from the microprocessor. The format for
this word is:
lP37 - !r",!6
	 ti.11_-	 1PR7
S2	 S2	 S2	 D/42 1 0^2 $ D A2 9 w S ry T D/A2 R/A2 D/A2 ' I D/A2 7 j D/A2 D/A2 1 ^,• 2 0
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Similarly, the model discrete output(s) (MDO's) shall be enabled
by loading the PIA peripheral data registers with the desired
test point(s) using logical 11 1 " is a test point ON and logical 110"
is a test point OFF. This data shall be strobed with the 1CA2
signal from the microprocessor. The format for the test point
word shall be:
..	
a
1PB7 - IPBB	 --	 IPA7 - IPAS	 J
MDOI5 MD014 MD013 MD012 MD011 MD09 I MD08 MD07 MD06 MD05 MD04 MD03 ?ADOZ MD01 MDOO
where:
MTPO-MTP15 are model test points.
The ADC converter operation requires the selection of either
ADC1 or ADC2. Selection shall be determined by the 2CB2 signal,
that is, ADC1 is selected when 2CB2 is a logical. "0", and ADC2 is
selected when 2CB2 is a logical. " 1 11 . The analog test points shall
be set up by programming the PTA #2 peripheral data register "B"
in the following format:
f
	
7PB7 - PSO
P2 3 TP2
2
 TPZ I
 TP20
 TP2 3
 TPZ2 
I 
TPZ I TPZO
-°-°---A / D ZTP.	 ,A/D ITP----^
Conversion in the selected ADC commences when 2CA2 is ON.
Conversion in the second converter may run concurrently with the
first by inverting 2CB2 and reissuing 2CA2. When the conversions
are completed, interrupts shall occur for ADC1 and ADC2 on the
trailing edge of 2CA1 and 2CB, respectively.
C-12
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The converted values shall be read by setting model discrete
output 3 (MDO 03) on, selecting the ADC, changing the peripheral
direction	 register,	 and reading the appropriate	 PIA data
register.	 Reading the peripheral register shall reset 	 the
associated interrupt. The ADC format shall be as follows:
^^'---^—	 APB7 - ZPBS
	 2PA7 - ZPAB
II IO 9	 6 7 b	 5	 4 3 7. I 4TV4 TV3 TVZ TVI A/DZ
I
A/DZ A/DZ A/DZ A/DZ A/DZ ADZ A/DZ A/D2 A/DZ A/DZ AIMDIS DIS DIS DIS
The most significant four bits (2PB4-2PB1) are not associated
with the ADC conversion. TV1 Discrete through TV4 are T+C level,
channel disables from ATVC signal conditioner. These signals may
be read whenever MDO 03 is set without performing an analog
conversion.
3.2.4 Microprocessor to Sigma Interface
The interface between the TVC Actuator Simulator and the
Sigma shall be via a RS 23.25 compatible asynchronous serial
interface available transfer rates (at the microprocessor) are
9600, 4800, 2400, 1200, 600, and 300 baud. The serial
communication link is accomplished on the microprocessor board
through the use of an asynchronous communication interface adapter
(ACIA) .
3.2.5 Model Interface Switch and DAC and ADC Loop Test
The model and model interface shall contain analog switches
(Analog Devices model AD7511 and AD7512). The function of these
switches shall be two fold: 1) Provide a method of placing
initial conditions or testing stimuli from the DAC to the model
and 2) Provide a DAC and ADC loop test capability.
All inputs on the AD7511 and AD7512 are TTL compatible.
Maximum switch current is 50MA (Is continous) or 150MA (Is surge,
1 MS duration 10% duty cycle). Input current to the AD7512 is
10NA.
11
i
Fil
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3.3 Microprocessor
3.3.1 MPU
The Microprocessing Unit (MPU) utilized for each TVC actuator
imularor shall be the Motorola MC 6800. 	 The MC 6800 is a
monolithic eight-bit microprocessor, the central function of the
Motorola ;u; 6800 family which includes the MC 6820 Peripheral
Interface	 Adapter
	
(PIA)	 and	 the	 MC6850,	 a synchronous
communication adapter (ACIA). The MPU operating characteristics
are delineated on the MC 6800 specification sheets. 	 .,^.
3.3.2 Microprocessor Memory
The microprocessor random access memory (RAM) shall be up to
a 4K x 8 memory array made AMM's AM9140 EDC, 4K x 1 RAM. These
RAM's are static storage, dynamic control devices.
The microprocessor shall also contain one 1 K x 8--bit
Erasable Programmable Read Only Memory (EPROM). The EPROM shall
be Intel 2708, which shall be installed on a 24-pin IC socket for
ease of reprogramming. This EPROM requires power supplies of
+12V, -5V, and +5V. +5V.
Since the MC 6800 does not utilize separate I/O instructions,
all I/O device addressing shall be accomplished as though it were
memory addresses, see Figure 3.1.
To read memory, the microprocessor (or control panel) shall
place the address on the address bus, causing the selection of ROM
or one of two groups of RAM. If the address is valid (VMA) , data
corresponding to the address location shall be strobed onto the
data bus by the control bus enable (DBE) signal.
The WRITE operation is similar to the READ operation except
that the CBR/W signal is low to enable the selected data to be
written into memory at CBE time.
3.3.3 Microprocessor Sus
Due to limitation in the drive capability of the MC 6800
family of LSI components (1 TTL load and 130PF) , the TVC actuator
simulator microprocessor's address bus, data bus, and control bus
shall utilize TTL tri--state bus drivers. The drivers, which shall
be used, shall be selected from the Signetic's 8TXX family. These
high impedance PNP input devices have 40MA sinking	 drive
capability	 thus	 are	 well	 suited	 for microprocessor bus
applications.
3.3.4 Microprocessor Control Panel
Integral to the microprocessor system shall be an external
pluggable control panel which will provide an off-line hardware
C-14
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	 and software development aid. The control panel shall have the
following capabilities:
1. Single step operation.
2. Read or write direct memory access capability when the
MPU is in the HALT state.
3. Jump to non-maskable interrupt vector location.
4. Control panel control shall provide RESET, GO/HALT,
READ, WRITE, JUMP, 16 address and eight data switches.
5. Led indicators for the 16 address bits, and 8 data bits
shall be used. HALT and BUS AVAILABLE status shall be
indicated by LED's.
Single step operation is accomplished by removing HALT for
one memory clock cycle (leading edge of 1 to the leading edge of
the next 01). The address of the executed instruction shall be
strobed at the appropriate time and latched on the control panel
address and data display.
Reading from or writing to memory from the control panel can
only be accomplished when the MPU is in the HALT state. During
the HALT state, the address bus, data bus, and the R/W line are
all in the high impedance state which will allow the external
control panel to gain access to these bus lines. The control
panel logic simulates the MPU timing by placing the address and
data switch data, and the R/W on the line as required'.
Depressing the JUMP push button generates a non-maskable
priority interrupt. Upon recognition of this interrupt, the MPU
reads a 16--bit pre--settable address and, under program control,
jumps to this address.
Depressing the RESET push button resets the microprocessor
system and the memory to location FFFE.
The GO/HALT switch provides an external control of the MPU.
in the HALT mode, the MPU's HALT line is taken low forcing all MPU
operations to stop and to make the buses available for external
control panel operations. In the GO mode, the MPU proceeds
executing of instructions at the present program counter location.
3.4 Miscellaneous
3.4.1 Power Requirements
The	 TVC actuator simulator microprocessor requires the
following estimated power:
C-15
+5V	 @ 4 AMP (MAX)
+12V @ TBD MA
-5V @ TBD MA
+15V @ TBD MA
-15V @ TBD MA
3.4.2 Mechanical Housing
The TVC simulator microprocessor PC board is to be mounted in
standard *DEC backplane. The number of modules and size are to be
determined.
The microprocessor address bus (AB), Data Bus (DB), and
Control Bus (CB) signals shall be accessible via 40-pin Scotch
flex edge connector conveniently located to plug in an external
control panel.
3.4.3 Temperature and Humidity
The TVC actuator simulator shall operate in a range of TBD
	
F to TBD	 F at a relative humidity of TBD percent.
3.4.4 Noise Considerations
The Vcc voltage (+5V) shall be decoupled with approximately
O.O1uF for each 20 gates, preferably distributed over a wide area.
These capacitors shall be ceramic type. In addition, IOuF to 5OuF
tantalum capacitors shall be distributed across the boards;
The DAC's and ADC's should be bypassed with tantalum
capacitors as close to the device as possible. In addition, the
tantalums shall be bypassed with O.OluF ceramic capacitors for
improved high frequency performance.
* Digital Equipment Corporation
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F	 4.	 QUALITY ASSURANCE
Not applicable.
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5.	 PREPARATION FOR DELIVERY
Not applicable.
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i
6.	 NOTES
The following schematics form a part of this specification by
delineating the layout and interpin connections of the 6800
microprocessor, associated memories, and ?ADC and DAC interfaces.
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1.	 SCOPE
This design and performance specification delineates the
software required to interface the TVC actuator model
microprocessors to a Sigma class digital computer.
3
w
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2.	 APPLICABLE DOCUMENTS
The following documents are applicable to the information
presented herein to the extent specified.
MSFC-30A82000	 MMES Requirements Definition Document
JSC-10658	 SAIL/MMES Requirement Document
MSFC-30A92001	 MMES Preliminary Design Document
3.	 REQUIREMENTS
3.1 General
Each of the ten Actuator models in the Marshall Mated Element
System (MMES) shall be controlled by a MCMC6800 class
microprocessor. The interface between the digital microprocessor
and the analog model shall be eight input digital to analog
converters (DAC) and two analog multiplexed input analog to
digital converters (ADC). The microprocessor will be interfaced
with the Sigma computer in the MMES or a serial input/output (I/O)
for testing and checkout prior to the Sigma being available.
It is the function of the software resident in the Sigma
computer and the MC6800 microprocessor to tie the Sigma and
MC6800 together to provide initialization, self-test and the
operational states necessary for the TVC actuator models. The
software in the Sigma computer shall operate under the control of
the MES EXECUTIVE. The microprocessor software shall be
established in the memories of the microprocessor as program steps
capable of responding to commands from either the Sigma computer,
or the serial 1/0 device.
3.2 Simulation State Software Requirements
The overall software program of the microprocessor and Sigma
computer shall perform those operational functions shown in Figure
3.1.
3.2.1 Sigma Computer Software
3.2.1.1
The Sigma software shall establish the operability conditions
of the TVC Actuator Model, format this data into suitable form and
transmit the information to the microprocessor.
3.2.1.2
The Sigma computer shall not interface with the TVC Actuator
Model once the model has been initialized and a normal run began,
except for the insertion of predetermined faults or the initiation
of a stop or freeze mode as shown in Figure 3.1.
Faults shall be sent in digital form from the Sigma computer
software to the MC6800 for forwarding to the normal inputs of each
-)f	 the four input channels.	 The faults shall be:
	
"plus
hardover," "negative hardover" or "zero" input.
	 These faults
shall be entered either singularly or in pairs.
f
3.2.1.3
Once the MMES is placed in the run mode by an operator, the
Sigma software shall not communicate with the TVC Actuator Model
°	 microprocessors except when the operator initiates either a stop
mode or a freeze mode.
The stop mode shall cease operation of the TVC Actuator
Model.
The freeze mode shall be conducted in a manner similar to the
stop mode except that the Sigma software shall query the
microprocessor to determine the exact analog signal condition that
exists at the time of the freeze. The digitized analog data shall
be gathered by the microprocessor and transmitted to the Sigma
computer for subsequent storage. The Sigma shall then retransmit
this stored data back to the microprocessor to be used as the
initial conditions at the end of the freeze.
3.3 Microprocessor Software
3.3.1
The microprocessor software and its interactions with the
Sigma computer are shown in detail in Figure 3.2. This flow chart
depicts the steps which must be taken to load the input registers
of the microprocessor and prepare it to execute the steps required
by the Sigma.
3.3.2
The microprocessor shall act only on the instructions of the
Sigma computer. The functions of the microprocessor shall include
data acquisition and transmittal to the Sigma, control of the
digital to analog converts (DAC) , control of the analog to digital
converter (ADC) and control of the electronic switching functions.
3.3.2.1
The TVC Actuator model DAC and ADC flowcharts are shown in
Figure 3.3 and 3.4, respectively.
3.3.3
The functions that the microprocessor must perform are listed
in the following paragraphs.
3.3.3.1
The TVC actuator model shall be capable of being initialized
at any point within its normal range of operation.
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This will be accomplished by obtaining from the Sigma the
command to initialize and the point to which the model should be
initialized. The microprocessor shall then input, through the
DAC, the value obtained from the Sigma to the four input
servovalve channels of the model. In addition, the desired output
of the model shall be established on the SDS outputs of the model
by placing the initial conditions on the output integrators and
holding this value until a run instruction is received.
3.3.3.2
Fault	 insertion shall be in accordance with Paragraph
3.2.1.2.
3.3.33
The freeze mode shall be initiated by the Sigma software. At
the initiation of the freeze, the outputs of the TVC actuator
model shall be read by the ADC and these values sent to the Sigma
computer for storage to be used as the initialization values of
the model at the end of the freeze period.
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4.	 QUALITY ASSURANCE PROVISIONS
4.1 TVC Model Test Software
4.1.1 Description
The testing of the microprocessor and TVC actuator model will
consist of two test phases. First, the microprocessor will be
tested by itself, followed by an overall test of the TVC actuator
under the control of the microprocessor.
4.1.2 Microprocessor Test
The test flowchart shown in Figure 4,1 depicts the tests that
shall be performed on the microprocessor. These tests shall be
initiated, controlled, and analyzed by either a serial I/O device
driving the microprocessor, or the Sigma computer.
4.1.3 TVC Actuator Model Test
This test shall exercise the model electronics ov energizing
various input conditions, both static and dynamic, from the Sigma
computer through the DAC to the servovalve inputs. The
microprocessor shall configure the output ADC such that various
points within the model are queried. This data is then acquired
by the microprocessor and transmitted to the serial I/O device,
which will normally be the Sigma computers for error checking and
analysis.
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IMICROPROCESSOR TESTING
TEST-FLOW	 FUNCTIONAL TEST DESCRIPTION
CHART
---------------------------------------------------------------- ------	 ;
RESET Verify that MPU vectors to FFFF
after power up or reset.
PROGRAM COUNTER Increment program counter through
TEST its full range.
Perform data equal-to address test
for all 4K locations.
	
Perform all
ones test, all zeroes test and
MEMORY TEST checker board tests for all 4K
RAM locations. 	 Perform surn
check on EPROM.
____...,______.._..______..------------"'-
Verify that the stack pointer can 	 r
STACK POINTER TEST increment and decrement through
its full range.
Verify that the ALU will add, sub-
tract, detect a 11 0", a positive	 i
ALU value and a negative value; perform
a' carry and perform. all logical
instructions.	 s
------------------------------------------------------------------------r
Verify load, readback, rotate	 i
ACCUMULATOR and transfer operations with 	 i
multiple pattern combination.
------------------------------------------------------------------------
Exercise all external stimulae and
TIMING AND CONTROL verify their correct action. 	 i
-----_...._-------»------------''''"-_-Perform
all instructions that have
	 i
INSTRUCTION DECODER	 not b,	 -	 ---
Figure 4. 1
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5.	 PREPARATION FOR DELIVERY
Not applicable.
f
5,	 NOTES
Not applicable.
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